Silicon under pressure: even GaN takes stick  by Purvis, Gail
IEDM big top opensD E V I C E  F O C U S
III-Vs REVIEW THE ADVANCED SEMICONDUCTOR MAGAZINE VOL 18 - NO 8 - NOVEMBER 200530
Silicon under pressure:
even GaN takes stick
IEDM 2005 will take place in Washington,
DC, in early December. It is one of those
great shows, a spell-binding, amazing 
silicon circus. In the big top are packed the
pressured performers, having to master new
acts of ever increased agility, stability and
endurance. Silicon shows the strain in its
need of other material assistance. And a
host of side shows, big dippers, swings and
roundabouts, put compound semiconduc-
tors and MEMS devices through paces that
lend lustre to the whole performance. 
“More Than Moore” is how Benedetto
Vigna of STMicroelectronics describes
MEMS in his plenary session. Not driven
like memories and microprocessors by
lithography scaling laws, MEMS can sub-
stitute current products, offering the
advantage of lower size, greater reliability
and lower power consumption, and can
also enable totally new applications, like
the data protection in hard disk drive
based devices.
Wireless sensors &
domestic robots
All the technical and business experts
believe that after the ‘nomadic era,’
wireless sensor networks and domestic
robots will represent the next big 
commercial wave for semiconductors,
and MEMS will be one of the key enabler
products for these new markets and
applications, and compound devices
should find their own niche here.
Mark Horowitz of Stanford University
and Rambus Inc addresses himself to
scaling, power and the future of CMO. In
the mid 1980’s the power growth that
accompanied scaling forced the industry
to focus on CMOS technology.
Facing power issues with “no easy solu-
tions this time -- no new technology, or
simple system/circuit change power “ the
primary limiter of chip performance is
power, and the need to create power 
efficient designs is changing design.
Unless die-size shrinks in future tech-
nologies, most of the devices will need
to be idle most of the time, which has
strong ramifications for both the underly-
ing device and system design.
New gate materials
The second session of the opening day
highlights the fact that conventional
SiON gate dielectric is projected to be
unable to meet the gate leakage current
requirement, with the imperative of
replacing polysilicon by metal gate to
eliminate poly depletion.
The thermally-stable TaSix/HfSiON gate
stack has proved promising, since it is
compatible with the conventional gate-
first fabrication process used for LOP
devices in the hp45 node and beyond.
A new HfTaON/SiO2 gate stack has
excellent performance with low standby
power CMOS.
A systematic study performed on 
tantalum carbide (TaC) metal electrode
on HfO2 and HfSiON with conventional
CMOS process proves that TaC/high-k
stack is a promising candidate for nMOS-
FET application.
Freescale reports on the development of
a novel hafnium zirconate (HfZrOx) gate
dielectric with a TaxCy metal gate.
Compared to HfO2, the new HfZrOx gate
dielectric showed higher transconduc-
tance, less charge trapping, higher drive
current, lower NMOS Vt, reduced C-V
hysteresis, lower interface state density,
superior wafer-level thickness uniformity,
and longer PBTI lifetime. Improvements
are attributed to a microstructure that is
modified by addition of Zr to HfO2.
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Figure 1.[Left]Transmission coefficients in the sub-threshold regime associated with 
the Λ  and ∆ -valleys in the <110> oriented Ge nanowire MOSFET. VG=0.1, LG=9nm.
Transmission coefficients in the saturation regime associated with 
the Λ and ∆ -valleys in the <110> oriented Ge nanowire MOSFET. VG=0.1, LG=9nm
Researchers from Institute of Physics,
NIMS and the Universities of Tsukuba,
Hiroshima, Chiba,Waseda and NIST, US,
emerge from constructing the universal
theory of work functions of metal/Hf-
based high-k dielectric interfaces based
on the two concepts of G CNL and Vo.
The theory systematically reproduces
the functions of various gate materials
and will be a useful guiding principle for
future gate metal selection.
ALD glitch & watch
ruthenium
In the session on Process Technology, an
invited paper by Rossnagel from IBM,
reviews the limitations to extending W
and Cu beyond the 45nm technology
node, and introduces potential solutions,
using new metallisation and barrier
materials.Atomic Layer Deposition is
apparently not living up to its claimed
abilities according to Rossnagel.
While the desired evolution of intercon-
nects and contacts is to extend existing
technology, both CA and Cu global lines
will limit future performance using exist-
ing technology.
This necessitates alternate process tech-
nology and possibly the introduction of
Ru (ruthenium) as a Cu interface layer,
driven by the lack of a suitable ALD
process for Ta (tantalum).
Compound is tucked into many of the
sessions, as in 7: Nonvolatile memory
technologies: MONOS and Nanocrystal
memories. Hwang of TSMC, demon-
strates a 20nm bulk FinFET SONOS for
both two-level and multi-level 
applications. Chin of National Chiao-
Tung University, deals with SiO2/AlGaN
/AlLaO3/TaN MONOS structure, which
claims high speed and low voltage 
operation.
45-nm Node NiSi FUSI on Nitrided
Oxide Bulk CMOS Fabricated by a Novel
Integration Process, by S.Yu, et al from
Texas Instruments Inc
SiGe in favour & watch
nano wires
Integration and optimisation of
embedded-SiGe, compressive and ten-
sile stressed liner films, and stress mem-
orisation in advanced SOI CMOS tech-
nologies is researched by M Horstmann
et al from a collaboration between AMD
Corp, IBM Systems & Technology Group
and Toshiba America Electronic.While
Fujitsu Ltd with H Ohta et al has been
working on High Performance 30 nm
Gate Bulk CMOS for 45nm Node with
ℜ--shaped SiGe-SD.
M. Bescond, et al from Glasgow, Scotland
and Marseille France investigate the
Ballistic transport in Si, Ge and GaAs
Nanowire MOSFET and consider three
different materials (Si, Ge, GaAs) in the
nanowire MOSFETs fabricated on a
<010>-wafer with an arbitrary channel
orientation. Both Ge and GaAs are prom-
ising materials for nanoCMOS applica-
tions due to higher carrier mobility, but
no study on nanowire architectures has
been reported.
The associated transmission coefficients
are plotted in Fig. 1, illustrating that the
transport effective mass of the Λ1-valleys
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Power bar mounted in a
package comprising of
sub-cells having 8 parallel
transistor fingers.
IEDM big top opensD E V I C E  F O C U S
III-Vs REVIEW THE ADVANCED SEMICONDUCTOR MAGAZINE VOL 18 - NO 8 - NOVEMBER 200532
degrades the transparency in the off-
regime, whereas the ∆1- valleys exhibit a
much higher number of steps (equivalent
to electron subbands) in the on-regime.
Finally, it is shown that the current char-
acteristics of nanowires are strongly
dependent of the crystallographic orien-
tation, as well as the cross-section dimen-
sions which should be defined with a
single atomic layer precision.
Bandstructure and orientation effects
in ballastic Si and Ge nanowire FETS,
is reported by J Want et al from Purdue
University, with the first full-band simu-
lations of ballistic Si and Ge NW FETs
with arbitrary wire orientations (eg,
[100], [110], [111] or [112]) showing
that the ballistic performance of Si/Ge
NW FETs has a strong dependence on
wire orientation. At a 3nm wire diame-
ter, [110]is the optimum orientation that
offers the highest performance for both
n- and p-type Si/Ge NW FETs.The depe-
ndence of NW FET performance on
wire diameter is explored. Interestingly,
the p-type NW FETs display increasing
performance, with a decreasing wire
diameter for all cases, while the depend-
ence of n-type NW FET performance on
wire diameter is sensitive to the materi-
al type and wire orientation.The results
provide guidance for experimental work
on NW FETs. Although focused on bal-
listic transport, the work also sets the
stage for a full-band Monte Carlo simula-
tion of phonon scattering in Si and Ge
NWs.
SiGe is needed for Vienna University of
Technology’s researchers G Meinhardt et
al who report on High-speed blue-, red-
and infrared- sensitive photodiodes
integrated in a 0.35µm Sige:C-BiCMOS 
process.
A Low-cost self-aligned SiGe-C HBT mod-
ule for high performance bulk and SOI
RFCMOS platforms is explained by P
Chevalier et al from STMicroelectronics.
The device features an all-implanted col-
lector and a new fragmented emitter lay-
out, and requires four masks only. Record
performances are demonstrated, with
cut-off frequencies fT/fmax as large
as230/240GHz and 140/ 200GHz on bulk
and SOI substrates, respectively.
Strain enhanced Si/Ge is the subject of
Taiwan Universities researchers, M H
Liao et al who have produced the first
2υm Si/Ge heterojunction emission
LED, with a high-efficiency and high-
speed GOI MOS detector. By proper
design of the strain mechanism, it can
further extend the wavelength to mid-
infrared for the radiative recombination
and enhance the responsivity for detec-
tion.The high performance makes it fea-
sible to integrate optoelectronic devices
into the Si chip for future applications.
Carbon nanotubes and semiconductor
nanowires make their own session, cov-
ering power dissipation modelling, per-
formance and thermal management of
carbon-nanotube bundles for intercon-
nects and compares the expected
behaviour with the corresponding prop-
erties of copper interconnects. Electro-
thermal transport properties for carbon
nanotube interconnect applications are
studied and a significant role of optical
phonon absorption for long nanotubes
at low biases is found. Carbon 
nanotubes are used as thermal and
source bumps for flip-chip high-PAs, tak-
ing advantage of the high thermal con-
ductivity of nano-tubes, while a novel
DRAM based on vertical carbon nan-
otube electromechanical switches and
capacitors are presented.
Indium Arsenide
nanowires
An invited paper explores the concept
of vertical InAs nanowire arrays with
wrapped-gate geometry, demonstrating
depletion-mode transistor operation
with high carrier mobility.And a novel
logic family is proposed based on poly-
silicon nanowires hybridised with
MOSFETs using a CMOS ‘compatible’
process.
MEMS technologies for communication
and sensing applications finds a paper,
from SONY, illustrating embedded MEMS
filters integrated onto a BiCMOS silicon
wafer.While Toshiba, addresses the
design and fabrication of CMOS-compati-
ble low voltage piezoelectric RF MEMS
tunable capacitors.
GaN takes stick, but
lives with Si
In Session 23 GaN high power devices
are pushing the limits, and papers deal
with:
• a 36nm GanN on-Si HFET producing
368W and 70% drain efficiency;
•an over 100W n-GaN/n-AlgaN/Gaas
MIS-HEMT power amplifier for W-CDMA
base station application;
•novel AlGaN/GaN dual-field-plate FET
with high gain, increased linearity and
stability;
•high power, high gain AlGaN/GaN
HEMT with novel powerbar design;
•8W GaN HEMTs at MMW frequencies;
•380V1.9A GaN Power_HEMT: current
collapse phenomena under high
applied voltage and demonstration of
27.1MHz Class E amplifier and:
•Evidence of traps creation in GaN/
AlGaN/GaN HeMTS after a 3000 hour
on-state & off-state hot electron in
stress.
It could be the very niche that the 
diamond community currently covet.
The SEM photo of fabricated HEMT devices on suspended cantilevers. [Left] The top view of the whole
device [Right] close up view of the active region of the HEMT
Actually GaN comes in for more stick
from M Meneghini et al of University of
Padova, who with Osram Opto Semi-
conductors, Germany, discuss Failure
mechanisms of GaN LEDs related to
passivation.
But if Gallium got dropped in the last
paper of Session 40, nitride hangs in
there with a novel silicon-nitride based
light emitting transistor (SiNLET) and
the optical electrical properties of a
SONOS-type three-terminal electrolumi-
nescence device for optical communi-
cation in ULSI from M H Liao et al of
Micronix International and Chiao Tung
University,Taiwan.
GaN also offers patterned silicon (GPS)
technique for GaN based integrated
microsensors and Z Yang et al of
Honkong University of Science and
Technology, demonstrate a viable 
technology for GaN-based integrated
microsensors using the GaN-on-pat-
terned silicon technique.
The experimental results show that an
active device (HEMT) made on the
AlGaN/GaN canti-levers can effectively
sense the change in the stress applied.
This technique is promising for GaN-
based integrated microsensors used in
harsh environments.
Even chalcogenides have their turn with
an STMicroelecronics paper authors D
Ielmini et al who Assess threshold
switching dynamics in phase change
chalcogenide. Phase change memories
(PCM), notes the paper, are promising
candidates for next-generation non-
volatile memories. In a PCM, threshold
switching is a key issue, as it controls the
read and program voltage of the cell. In
this work for the first time the threshold
voltage VT dynamics in the ns timescale
after program, allowing to determine the
maximum read bias for fast operation of
PCMs is reported.
The VT dynamics are explained by a new
recovery model.The impact of the recov-
ery transient on resistance window
under fast read operation is finally
addressed. In conclusion, the recovery VT
dynamics after reset has been experimen-
tally characterised in PCM cells.A recov-
ery transient with 30ns lifetime has been
shown for the first time.The recovery
dynamics has been explained by residual
trapped charges in the amorphous
chalcogenide.The time dependence of VT
and R is finally analysed, allowing for an
estimation of the set-reset window down
to the Y -10ns timescale.
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